

Interfaceing CMOS & TIL families





Emitter coupled Logic (E.C.L)

-0.87-1-3

VE > VB

* very fast Than T.T.L Tpd < In5 = 0.8 ns * Power supply (-) - Hard to interface - used in main Frame Coupler Vccc = OV Pd = 40 mW min Lower Liss ₹ 220 52 Vo <-1.7 V Logic 0 7802} Vcc = - 5,2 V Vo >, -0.81 Logic 1 (OR/NOR gate for ECL) A, B (Low state <-1.7v) at -1.3>-1-7 Q-70n Q1, Q2 -> off Conduction -> Logic o Q3 -7 on A, B (High state >, -0-8 V)

(3)

out Put

Low

Logic a

 (Θ_1, Ω_2) (Ω_3)

Low

Logie 1

Q,, Q2 ->00

Q3 ->off